

**A GAP CALCULATION METHOD TO MINIMIZE  
INDUCTANCE DROP DURING REFLOW ON LOW  
COST HIGH CURRENT HELICAL WOUND PLANAR  
POWER INDUCTOR**

Thirakaran Mahalingam

108867C

Degree of Master of Science

Department of Electrical Engineering

University of Moratuwa

Sri Lanka

May 2015

**A GAP CALCULATION METHOD TO MINIMIZE  
INDUCTANCE DROP DURING REFLOW ON LOW  
COST HIGH CURRENT HELICAL WOUND PLANAR  
POWER INDUCTOR**

Thirakaran Mahalingam

108867C

Dissertation submitted in partial fulfillment of the requirements for the degree Master  
of Science

Department of Electrical Engineering

University of Moratuwa  
Sri Lanka

May 2015

## **DECLARATION**

I declare that this is my own work and this dissertation does not incorporate without acknowledgement any material previously submitted for a degree or diploma in any other university or institute of higher learning and to the best of my knowledge and believe it does not contain any material previously published or written by another person except where the acknowledgement is made in the text.

Also, I hereby grant to University of Moratuwa the non-exclusive right to reproduce and distribute my thesis, in whole or in part in print electronic or other media. I retain the right to use this content in whole or part in future works (such as articles or books).

Signature:

Thirakaran Mahalingam

Date:

The above candidate has carried out research for the Master Dissertation under my supervision.

Signature of Supervisor:

Dr. D.P.Chandima

Date:

## ABSTRACT

Power inductors are widely used in many power electronic applications such as voltage regulator modules, DC-DC converters and battery power systems. Recently electronic industry advancement shows an increasing trend in usage of low cost high current helical wound planar power inductors also known as processed power inductors. The new trend and competition in electronic industry is initiating to design and manufacture power inductors in high volume in a short processing time. The quasi-planar winding technique gives compact size and rectangular cross section is giving low heat dissipation while reducing AC/DC resistance. The above significance and requirement tend to design custom made different rating inductors. There is a problem in these types of inductors, a inductance drop after reflow soldering process as mostly these inductors are surface mount device. This is happening due to inadequate gap between helical wound coil conductor and upper core inner surface. The inadequate gaps are not only causing inductance drop, beyond that core separation as well. Therefore formulating an iterative equation to calculate gap to minimize and control inductance drop during reflow and operation for different rated power inductors during design and manufacturing stages will give a prominent solutions for processed inductor designers and manufacturers. The methodology is mathematically model the reflow and operational thermal model and calculate thermal directional strain that to be analyzed with ANSYS thermal simulation. Geometrically different five inductor models are selected. The inductance readings are recorded at both pre and post reflow simulation to calculate variation. The influencing parameters are identified with respect to core geometry, copper volume and dimension, direct exposing area of material to the thermal load during reflow and operations conditions considered as well. The samples have arranged with respect to inductance drop in an increasing manner and identified parameters have plotted along with inductance drop to find trends lines. The trend line relationships are combined together to formulate equation with a constant. The equations have validated with samples.

# DEDICATION

*To my wife and Etal Group (PVT) Ltd*

## **ACKNOWLEDGEMENT**

This endeavor would not have been a success unless I have the enormous support and guidance from my Research Supervisor Dr. D.P Chandima, Senior Lecturer, Department of Electrical Engineering, Faculty of Engineering, University of Moratuwa. The entire resources given for the research is ETAL Group (PVT) Ltd. I would like to take the opportunity to give my acknowledgement to Mr. Scott Lee Robinson, General Manager of the company for his support throughout the research. Last but not least, I would like to thank all the valuable supports that I had to make the event a success along with Electrical department of Faculty of Engineering, University of Moratuwa.

# TABLE OF CONTENT

1.0 Introduction	1
2.0 Reflow oven thermal model and temperature distribution	10
2.1 Mode of heat transfer in reflow soldering oven	10
2.1.1 Conduction heat transfer	10
2.1.2 Convection heat transfer	11
2.1.3 Infrared radiation	12
2.2 Analytical model	13
3.0 Thermal analysis of an inductor in reflow and AC/DC operation in ANSYS	19
3.1 Methodology	19
3.1.1 Geometry	20
3.1.2 Steady state thermal	21
3.1.3 Transient thermal	22
3.1.4 Static structural	23
3.2 AC/DC operational condition thermal analysis	26
4.0 Iterative equation formation and validation	27
4.1 Validation of developed iterative equation	27
5.0 Conclusion and recommendation	39
6.0 References	43
7.0 Appendices	45
7.1 A :Typical lead free solder profile for surface mount components	47
7.2 B :Data collection of ER12.7 (2) model	48
7.3 C :Data collection of ER12.7 (1) model	49
7.4 D :Data collection of RM8 model	50
7.5 E :Data collection of ER25 model	51
7.6 F :Data collection of PQ16 model	52
7.7 G :Data collection of all sample models	53
7.8 H :The obtained reflow profile using DATAPAQ	54
7.9 I :Real and calculated inductance drop of validated sample model	55
7.10 J: Ansys simulation program flow chart	56

## LIST OF FIGURES

Figure 1.1: An air cored inductor	01
Figure 1.2: A toroidal inductor	01
Figure 1.3: Multilayer chip inductor	02
Figure 1.4: Helical wound planar inductors	02
Figure 1.5: The core separation found in a module	03
Figure 1.6: A minor separation found in a module	03
Figure 1.7: Comparison of B-H curve for with and without gap	04
Figure 1.8: Inductor geometry with EI	05
Figure 1.9: Model of magnetic circuit for inductor	05
Figure 1.10: The DATAPAQ profile reader is connected with component surface	08
Figure 2.1: Simplified model of a reflow soldering oven	10
Figure 2.2: The way of product subjected to thermal load during reflow processes	13
Figure 2.3: Convection heat transfer co efficient plot	15
Figure 2.4: Temperature profile of RM8 inductor calculated and real vs time	16
Figure 2.5: Temperature profile of PQ16 inductor calculated and real vs time	17
Figure 2.6: Temperature profile of ER12.7 (1) inductor calculated and real vs time	17
Figure 2.7: Temperature profile of ER25 inductor calculated and real vs time	18
Figure 2.8: Temperature profile of ER12.7 (2) inductor calculated and real vs time	18
Figure 3.1: The project schematic diagram in ANSYS	19
Figure 3.2: The developed Inductor CAD model for ANSYS thermal simulation	20
Figure 3.3: The meshed inductor model	20
Figure 3.4: Steady state thermal analysis in ANSYS	21
Figure 3.5: Steady state thermal simulation and maximum and minimum points	21
Figure 3.6: The transient thermal simulation and maximum and minimum points	23
Figure 3.7: The static structural thermal strains in X direction	23
Figure 3.8: The static structural thermal strains in Z direction	24
Figure 3.9: The deformation in Z direction due to transient thermal load	25
Figure 3.10: The deformation maximum point copper coil in Z direction	25



Figure 4.1: Inductance variation distribution curves on RM 8 inductor sample	28
Figure 4.2: Inductance variation distribution curves on ER25 inductor sample	29
Figure 4.3: Inductance variation distribution curves on PQ16 inductor sample	30
Figure 4.4: Inductance variation distribution curves on ER12.7 model 1	30
Figure 4.5: Inductance variation distribution curves on ER12.7 model 2	31
Figure 4.6: The inductance drop and gap variation Vs samples	32
Figure 4.7: The L drop and volume ratio of core to copper Vs samples	33
Figure 4.8: The L drop and area expose ratio of core to copper Vs samples	34
Figure 4.9: The L drop and product height variation Vs samples	35
Figure 4.10: The L drop and conductor thickness variation Vs samples	36
Figure 4.11: The L drop and gap between layers Vs samples	37
Figure 4.12: The moving average trend line of inductance drop	39
Figure 4.13: The L distribution of validation samples before and after reflow	40
Figure 4.14: The L drop in reflow simulation and calculated method	40

## LIST OF TABLES

Table 2.1: The required data to substitute on equation for samples	15
Table 3.1: The convection heat transfer co-efficient and zone	22
Table 3.2: The maximum and minimum thermal strains	24
Table 3.3: The thermal strain comparison	26
Table 4.1: Identified influencing variables to cause thermal strain	27
Table 4.2: The reflow oven zones and set values of temperatures	28
Table 4.3: The influencing parameter values on respected model inductors	31
Table 4.4: The calculated constant (K) values from developed equation	38

## LIST OF ABBREVIATIONS

AC	-Alternating Current
DC	-Direct Current
VHF	-Very High Frequency
FM	-Frequency Modulation
JEDEC	-Joint Electronic Device Engineering Council
SMD	-Surface Mount Devices
FEM	-Finite Element Method
IR	-Infrared
SMT	-Surface Mount Technology
CAD	-Computer Aided Design
PCB	-Printed Circuit Board
3D	-Three dimensional
SST	-Steady State Thermal
L drop	-Inductance drop
NPI	-New Product Introduction