# DISTRIBUTION TRANSFORMER MODEL FOR TRANSIENT STUDIES

#### L.S.Hasthanayake

09/8657



Degree of Master of Science

Department of Electrical Engineering

University of Moratuwa Sri Lanka

February 2014

## DISRIBUTION TRANSFORMER MODEL FOR TRANSIENT STUDIES

#### Lahiru Saminda Hasthanayake

09/8657



Dissertation submitted in partial fulfillment of the requirements for the degree Master of Science in Electrical Engineering

Supervised by: Prof. J.R.Lucas, Eng. W.D.A.S.Wijayapala

Department of Electrical Engineering

University of Moratuwa Sri Lanka

February 2014

#### **DECLARATION**

"I declare that this is my own work and this dissertation does not incorporate without acknowledgement any material previously submitted for a Degree or Diploma in any other University or institute of higher learning and to the best of my knowledge and belief it does not contain any material previously published or written by another person except where the acknowledgement is made in the text.

Also, I hereby grant to University of Moratuwa the non-exclusive right to reproduce and distribute my dissertation, in whole or in part in print, electronic or other medium. I retain the right to use this content in whole or part in future works (such as articles or books)".



#### ABSTRACT

Distribution transformers are expensive components in the distribution network of the country. Records from Ceylon Electricity Board show that considerable numbers of failures of these distribution transformers are due to lightning surges. This is a huge cost for the utility suppliers like Ceylon Electricity Board (CEB) and Lanka Electricity Company (LECO).

The study area of distribution transformers under transient conditions needs to be broadened and availability of a transformer model to represent a distribution transformer used in Sri Lankan network is very much essential. If there exists a model with acceptable level of accuracy to represent the distribution transformer under transient conditions, many criteria relating to the distribution lines can be studied without actually implementing them.

In this research, a methodology is presented to obtain a model to represent a distribution transformer under transient condition. Parameters are calculated and a model is presented based on the details of the 160 kVA, 33/0.415 kV, distribution transformer. The same methodology can be extended to obtain the respective models of distribution transformers with other power ratings. Sri Lanka.

The proposed mode is stimulated using the PSCAD software and output results are obtained when the standard lightning waveform and chopped surge waveforms are input to the model. The simulated output along the transformer winding is observed and compared with the result of an already carried out experiment presented in a research paper. Both the simulated and experimental outputs took fairly the same shape and the model is validated.

Key words: Transformer Model, Surge Distribution, Winding, Simulations

#### ACKNOWLEDGEMENT

First, I pay my sincere gratitude to my supervisors Professor J.R.Lucas and Eng. W.D.A.S. Wijayapala who encouraged and guided me to conduct this investigation and on preparation of final dissertation.

I would like to take this opportunity to extend my sincere thanks to Mr.R.Rukshika, Factory Manager (LTL), Mr. D. Ratnayake, Electrical Engineer (LTL), Mr. P. Haputhanthri, Electrical Engineer (LTL), Eng. J. Karunanayake, Mr. M.Seneviratna, Chief Engineer (CEB), and Mr. N.Chamikara, Electrical Engineer (CEB), Mr. A.J.Edirisinghe, Electrical Engineer (CEB) who gave their co-operation to conduct my investigation work successfully.

It is a great pleasure to remember the kind co-operation extended by the colleagues in the post graduate programme, friends who helped me to continue the studies from start to end.

University of Moratuwa, Sri Lanka.

Electronic Theses & Dissertations

www.lib.mrt.ac.lk

## TABLE OF CONTENTS

De	clara	ation of	the candidate & Supervisor	
	strac			i
		wledger		ii :-
		of conte Figures		iv V
		Tables		vi
		Abbrev		vii
1.		roducti		1
		Backg		1
		-	tance of the Study	1
		Motiva		2
	1.4	Identifi	ication of the Problem	2
	1.5	Objecti	ive of the Study	3
2.	Pro	posing	a Model	4
	2.1	De	etermination of the Transformer Winding Parameters	4
		2.1.1	The Structure of the Winding	5
	2.2	$\mathbf{W}_{1}$	inding Inductance Calculation	7
	2.3	Ca	pacitance Calculation Moratuwa, Sri Lanka.	13
	2.4	Cal	culation for 160 kVA, 33/0.445 by Distribution Transformer	18
		2.4.1	Turn to turn Capacitance Calculation	20
		2.4.2	Layer-to-layer capacitance calculation	20
		2.4.3	Capacitance to Ground Calculation	24
	2.5	The	e Proposed Transformer Model	28
3.	Sin	nulation	n Results of the Model	30
	3.1	Outpu	t of the Model	30
	3.2	Validat	tion of the Model	32
	3.3	Output	waveforms when Full Surge wave is Input	34
	3.4	Output	waveforms when Chopped wave is Input	40
	3.5	Sensiti	vity of the Model	56
4.	Con	clusion	and Recommendation	57
	4.1 Conclusion			57
	4.2	Recom	mendation	58
Re	fere	nces		59
Aı	pen	dix A:	Test Certificate of 160 kVA Distribution Transformer	61

## LIST OF FIGURES

		Page
Figure 2.1	Arrangement of the Cu foils around the core to form the LV winding of the transformer	5
Figure 2.2	Low voltage winding dimensions	6
Figure 2.3	The HV-LV barrier between the LV and HV windings	6
Figure 2.4	Axial view of the transformer winding	7
Figure 2.5	Top view of the transformer winding	7
Figure 2.6	Transformer Equivalent Circuit on Open Circuit	12
Figure 2.7	Transformer Equivalent Circuit on Short Circuit	12
Figure 2.8	Basic cells for the calculation of the turn-to-turn capacitance	14
Figure 2.9	Representation of two adjacent layers of the HV winding	15
Figure 2.10	Cu conductor of the HV winding	18
Figure 2.11	Arrangement of two layers of Cu conductors of HV winding	19
Figure 2.12	Voltage distribution when layers wound in opposite directions	22
Figure 2.13	Capacitances along the HV winding	26
Figure 2.14	Transferring the layer-to-layer capacitances to capacitances along the HV winding	26
Figure 2.15	Total capacitances across the layers of the HV winding	27
Figure 2.16	Capacitances, Inductances and Resistances along the winding	27
Figure 2.17	Proposed transformer model	28
Figure 3.1	Transformer model arrangement simulated in PSCAD	30
Figure 3.2	Input Surge waverform to the modera, Sri Lanka.	31
Figure 3.3	Experimentally observed results of a similar type transformer	32
Figure 3.4	Simulated output of the proposed model	32
Figure 3.5	Voltage distribution along the outermost layer of the HV winding up to 1.2 µs	34
Figure 3.6	Voltage distribution along the outermost layer of the HV winding up to $12 \mu s$	35
Figure 3.7	Voltage distribution along the outermost layer of HV winding up to $40~\mu s$	35
Figure 3.8	Voltage distribution along the outermost layer of HV winding up to 0.12 ms	36
Figure 3.9	Voltage distribution along the outermost layer of HV winding up to 1 ms	36
Figure 3.10	Voltage distribution along the outermost layer of HV winding up	37
Figure 3.11	to 10 ms  Voltage distribution along the outermost layer of HV winding up to 100 ms	37
Figure 3.12	Voltage distribution along the outer layers of the HV winding of	38
Figure 3.13	phase B when the surge enters from phase A Voltage distribution along the outermost layer of the HV winding of phase B when the surge enters from phase A up to 0.6 ms	39
Figure 3.14	Voltage distribution along the outermost layer of the HV winding of phase B when the surge enters from phase A up to 0.1 s	39

Figure 3.15	Chopped wave input to the proposed model	40
Figure 3.16	Voltage distribution along the outermost layer of Phase A of the HV winding when a surge wave chopped at 1 µs is input to Phase	41
118010 0110	A	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.17	HV winding when a surge wave chopped at 2 μs is input to Phase	41
	A	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.18	HV winding when a surge wave chopped at 2 μs is input to Phase A up to 0.1 ms	42
Figure 3.19	Voltage distribution along the outermost layer of Phase A of the	
_	HV winding when a surge wave chopped at 2 µs is input to Phase A up to 1 ms	42
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.20	HV winding when a surge wave chopped at 2 µs is input to Phase	43
118410 3.20	A up to 10 ms	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.21	HV winding when a surge wave chopped at 3 $\mu s$ is input	43
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.22	HV winding when a surge wave chopped at 3 µs is input to Phase	44
	A up to 0.12 ms	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.23	HV winding when a surge wave chopped at 3 us is input to Phase up to 1 ms	44
1 3	up to 1 ms	
Va.062	Voltage distribution along the outermost layer of Phase A of the	45
rigure 3.24	HV winding when arounge wave chopped at 3 μs is input to Phase A up to 12 ms	43
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.25	HV winding when a surge wave chopped at 3 µs is input to Phase	45
1 1guite 3.23	A up to 100 ms	13
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.26	•	46
$\mathcal{E}$	A	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.27	HV winding when a surge wave chopped at 4 µs is input to Phase	46
	A up to 0.10 ms	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.28	HV winding when a surge wave chopped at 4 μs is input to Phase	47
	A up to 1 ms	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.29	HV winding when a surge wave chopped at 4 μs is input to Phase	47
	A up to 10 ms	
E' 2.20	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.30	HV winding when a surge wave chopped at 4 μs is input to Phase	48
F: 2 21	A up to 100 ms	40
Figure 3.31	Voltage distribution along the outermost layer of Phase A of the	48

	A winding when a surge wave chopped at 5 µs is input to Phase	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.32	HV winding when a surge wave chopped at 5 μs is input to Phase	47
	A up to 0.10 ms	
	Voltage distribution along the outermost layer of Phase A of the	
Figure 3.33	HV winding when a surge wave chopped at 5 μs is input to Phase	49
	A up to 1 ms	
F' 2.24	Voltage distribution along the outermost layer of Phase A of the	<b>50</b>
Figure 3.34	HV winding when a surge wave chopped at 5 μs is input to Phase	50
	A up to 10 ms	
F: 2.25	Voltage distribution along the outermost layer of Phase A of the	<b>50</b>
Figure 3.35	HV winding when a surge wave chopped at 5 μs is input to Phase	50
	A up to 100 ms	
Eigung 2 26	Voltage distribution along the outermost layer of Phase B of the	51
Figure 3.36	HV winding when a surge wave chopped at 5 μs is input to Phase A up to 0.01 ms	31
	Voltage distribution along the outermost layer of Phase B of the	
Figure 3.37	HV winding when a surge wave chopped at 5 µs is input to Phase	51
rigule 3.37	A up to 0.1 ms	31
	Voltage distribution along the outermost layer of Phase B of the	
Figure 3.38	HV winding when a surge wave chopped at 5 µs is input to Phase	52
8	A up to 1 ms	
(le	Voltage distribution along the outermost layer of Phase B of the	
Figure 3.39	Wy winding when a surge wave chopped at 5 µs is input to Phase up to promic Theses & Dissertations	52
	A up to lockronic Theses & Dissertations	
	Voltage distribution along the outermost layer of Phase B of the	
Figure 3.40	HV winding when a surge wave chopped at 5 μs is input to Phase	53
	A up to 100 ms	
Figure 3.41	Initial Impulse Voltage distribution along the HV winding	54
Figure 3.42	Initial Impulse Voltage distribution along the outer layers of the	54
1 15010 5.12	HV winding	51
Figure 3.43	Impulse Voltage distribution along the outer layers of the HV	55
8	winding	

## LIST OF TABLES

		Page
Table 2.1	Values of parameters necessary to calculate capacitances	6
Table 2.2	Layer-to-layer capacitances	8
Table 2.3	Parameters of the proposed model	27
Table 3.1	Comparison of Experimental and Simulated Results	33
Table 3.2	Effect of Transformer Parameters on Surge Waveforms	56



## LIST OF ABBREVIATIONS

Abbreviation	Description
CEB	Ceylon Electricity Board
DDP	Diamond Dotted Paper
HV	High Voltage
LECO	Lanka Electricity Company
LTL	Lanka Transformers Limited
LV	Low Voltage

